Introduction
A current drivability improvement of p-channel MOSFETs is necessary for the performance enhancement of CMOS circuits. However, source/drain series resistance (R SD ) becomes seriously limits of the performance [1] . In order to reduce R SD , it is essential to reduce contact resistance (R c ) [2] . As shown equation (1) , the higher dopant concentration (N H ) and the lower Schottky barrier height ( Bp ) are essential for reduction of the contact resistance, where  s , m * , ħ are semiconductor permittivity, effective mass, reduced Planck constant, respectively.
Noble metals have a higher work function (< -4.8 eV) [3] , and then, the Schottky barrier height between p + region and noble metal silicides is low. Among them, thermally stable condition of palladium silicide is Pd/Si = 2/1 and silicon consumption is low, that is important for ultrathin of the high-dense layer advance by the refinement. We demonstrate that the low resistivity silicon/silicide contact using Pd 2 Si for the p + region, in this paper.
Experimental
The experimental equipment is shown in Fig. 1 . P on p + EPI Silicon (100) wafers were prepared, having the resistivity of around 10 cm in the epitaxial layer and 10 -2 cm in the substrate, respectively. Silicon wafers were loaded into a N 2 sealed cleaning chamber after total room temperature 5 step cleaning and a chemical oxide was formed by dipping in O 3 dissolved ultra pure water [4] [5] . After removing the chemical oxide with a diluted HF (0.5wt %) solution, the wafers were transferred to clustered sputtering and lamp anneal equipment in an N 2 ambient. Pd film was deposited by RF sputtering, followed by lamp annealing to form Pd 2 Si. In order to evaluate the Schottky barrier height between Pd 2 Si and p-type silicon, Schottky barrier diodes were fabricated, the contact resistance between Pd 2 Si and p + silicon was evaluated by Kelvin pattern [6] , which can measure low resistivity such as < 10 -9 cm 2 accurately. And p-channel MOSFET that have Pd 2 Si source/drain contacts was fabricated. Table  1 . Cross-sectional SEM images show in Fig. 5 . The grain size of Pd 2 Si increase when the annealing temperature is higher. It is considered that the lowering of the Schottky barrier height is caused by the grain growth of Pd 2 Si. Table 2 shows the contact resistivity between Pd 2 Si and p-type Si as a function of the Pd deposition pressures from 1.33 Pa to 13.3 Pa that are measured by the Kelvin patterns. Annealing temperature is 600 o C for all samples that the Schottky barrier height is 0.29 eV at the annealing condition. The sample of the deposited at 13.3 Pa obtained very low contact resistivity of 3.7 × 10 -9 cm 2 . The contact resistivity decreases, when deposition pressure is increases. It is known that the boron of p + region is easy to be inactivated by plasma damages [7] . These results indicate that the contact resistivity decreases because higher pressure process effectively prevents boron atoms from being deactivated by plasma irradiation. Fig. 6 shows the gate voltage -drain current (V G -I D ) and drain voltage -drain current (V D -I D ) characteristics of the p-channel MOSFET using Pd 2 Si source/drain contacts. The gate length of the transistor is 100 nm. In the transistor of the 50nm junction depth, the good characteristic of which the off current is small is realized.
Conclusion
This paper gives the key technology for indispensable CMOS circuits fabricating low Schottky barrier height and low contact resistance for p-type silicon using Pd 2 Si. We fabricated Pd 2 Si gate Schottky barrier diode and Kelvin pattern on Silicon (100). The measured Schottky barrier height is 0.29 eV for p-type silicon (100) at 600 o C of the annealing temperature. At the annealing condition, we realized very low contact resistivity of 3.7 × 10 -9 cm 2 for p + region of Silicon. The p-channel MOSFET with Pd 2 Si source/drain contacts realized the small off current that the junction depth of the transistor is 50nm. t e n d e d A b s t r a c t s o f t h e 2 0 0 9 I n t e r n a t i o n a l C o n f e r e n c e o n S o l i d S t a t e D e v i c e s a n d M a t e r i a l s , S e n d a i , 2 0 0 9 , p p 3 3 2 -3 3 3   P -1 -2 1 1.E-08
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